## AN2603 Application note

## ST1S09 high efficiency synchronous buck converter

## Introduction

The ST1S09 family of synchronous step-down DC-DC converters is optimized for powering all low-voltage applications and, generally, to replaces high current linear solutions when power dissipation may cause high heating of the application environment. It provides up to 2 A over an input voltage range of 2.7 V to 5.5 V .
A high 1.5 MHz switching frequency allows the use of tiny surface-mount components, and in addition to the resistor divider to set the output voltage value, an inductor and two capacitors are required. A low output ripple is guaranteed by the current mode PWM topology and by the use of low ESR surface-mount ceramic capacitors.

The device is available in two versions: the ST1S09 with Power Good function and the ST1S09I with an Inhibit function.

The device is thermally protected and current limited to prevent damage due to accidental short circuit.

The ST1S09 family is available in the DFN6 3x3 package.
Figure 1. Simplified schematic


Note: 1 Available only for the ST1S091
2 Available only for the ST1S09

## Contents

1 ST1S09 description ..... 4
1.1 Inhibit function (ST1S09I only) ..... 7
1.2 Power Good function (ST1S09 only) ..... 7
1.3 Over voltage protection ..... 8
1.4 Short circuit protection ..... 9
2 Selecting components for the application ..... 10
2.1 Input capacitor ..... 10
2.2 Output capacitor ..... 11
2.3 Inductor ..... 11
3 Thermal considerations ..... 12
4 Recommendations on board usage ..... 14
4.1 External component selection ..... 15
4.1.1 Inductor selection ..... 16
4.1.2 Capacitor selection ..... 16
4.2 Layout considerations ..... 16
5 Typical performance characteristics ..... 17
6 Bill of materials ..... 20
7 Recommended footprint ..... 21
8 Revision history ..... 22

## List of figures

Figure 1. Simplified schematic ..... 1
Figure 2. Inductor current at light load ..... 4
Figure 3. Output voltage ripple at light load ..... 5
Figure 4. Inductor current in PWM ..... 5
Figure 5. Output voltage ripple in PWM ..... 6
Figure 6. Inrush current ..... 6
Figure 7. Power Good block diagram ..... 7
Figure 8. Power Good ..... 8
Figure 9. ST1S09 board illustration ..... 14
Figure 10. Board layers ..... 14
Figure 11. ST1S09 application schematic ..... 15
Figure 12. ST1S09l application schematic ..... 15
Figure 13. Layout considerations ..... 16
Figure 14. Feedback voltage vs. temperature ..... 17
Figure 15. Output voltage vs. input voltage ..... 17
Figure 16. Over voltage protection vs. temperature. ..... 17
Figure 17. Inhibit voltage vs. temperature ..... 18
Figure 18. Efficiency vs. output current ..... 18
Figure 19. Efficiency vs. output voltage ..... 18
Figure 20. Efficiency vs. inductor ..... 19
Figure 21. DFN6 $3 \times 3$ recommended footprint ..... 21

## 1 <br> ST1S09 description

The ST1S09 is a family of adjustable current mode PWM synchronous step-down DC-DC converters with internal 2 A power switch. It is a complete 2 A switching regulator with internal compensation which eliminates the need for additional components. The ST1S09 devices operate at a fixed frequency of 1.5 MHz (typ).

To maintain good efficiency, the device operates in power-save mode at light load condition (Figure 2 and Figure 3). When the load increases it automatically switches to PWM (pulse width modulation) mode, in order to reduce the output voltage ripple (Figure 4 and Figure 5).

Figure 2. Inductor current at light load


Figure 3. Output voltage ripple at light load


Figure 4. Inductor current in PWM


Figure 5. Output voltage ripple in PWM


To clamp the error amplifier reference voltage, a soft start control block generating a voltage ramp is implemented. When switching on the power supply, it allows control of the inrush current value (Figure 6). When the input voltage is below 3.7 V (typ.), the under-voltage lock out maintains the ST1S09 in shut down (this function is not available in the ST1S09I).

Other protection circuits in the device are: the Thermal Shut down block which turns off the regulator when the junction temperature exceeds $150^{\circ} \mathrm{C}$, and the cycle-by-cycle current limiting that provides protection against shorted outputs.

Figure 6. Inrush current


As an adjustable regulator, the output voltage of the ST1S09 is determined by an external resistor divider. The desired value is given by the following equation:

## Equation 1

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} \cdot\left[1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right]
$$

Few components are required for operation of the device: an inductor, two capacitors and the resistor divider. The chosen inductor must be capable of withstanding peak current level without saturating. The inductor value can be selected taking into consideration that a large inductor value increases the efficiency at low output current and reduces output voltage ripple, while a smaller inductor can be chosen when it is important to reduce package size and total application cost. Moreover, the ST1S09 family has been designed to function properly with X5R or X7R SMD ceramic capacitors both at the input and at the output. This type of capacitor minimizes the output voltage ripple, thanks to its very low series resistance (ESR). Other low ESR capacitors can be used based on application requirements without compromising the correct functioning of the device.

Due to the high switching frequency and peak current, it is important to optimize the application environment by reducing the length of the PCB traces and placing all external components in close proximity to the device.

### 1.1 Inhibit function (ST1S09I only)

The ST1S09I features an Inhibit function (pin6). When the INH voltage is higher than 1.3 V the device is ON , and if it is lower than 0.4 V the device is OFF. In shutdown mode, consumption is lower than $1 \mu \mathrm{~A}$.

The INH pin does not have an internal pull-up, which means that the Inhibit pin cannot be left floating.
If Inhibit function is not used, the INH pin must be connected to $\mathrm{V}_{\text {IN }}$.

### 1.2 Power Good function (ST1S09 only)

Most ODD applications require a flag showing that the output voltage is in the correct range. The Power Good threshold depends on the feedback voltage. When the feedback is higher than $0.92^{*} \mathrm{~V}_{\mathrm{FB}}$, the Power Good ( PG ) pin goes to high impedance. If the feedback is below $0.92^{*} \mathrm{~V}_{\mathrm{FB}}$ the PG pin goes in low impedance. If the device is working well, $\mathrm{V}_{\mathrm{FB}}$ is higher than 0.736 V ( PG threshold, $0.92^{*} 0.8 \mathrm{~V}$ ) and the Power Good pin is at high impedance.

Figure 7. Power Good block diagram


If the output voltage is fixed using an external or internal resistor divider, the Power Good threshold is $0.92^{*} \mathrm{~V}_{\text {OUT }}$.
The use of the Power Good function requires an external pull-up resistor, which must be connected between the PG pin and $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$. The typical current capability of the PG pin is up to 6 mA . The use of a pull-up resistor for PG in the range of $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ is recommended. If the Power Good function is not used, the PG pin must remain floating in the board.

In the application board, R3 is used to pull up the PG pin to $V_{I N}$ and R4 to pull up the PG pin to $\mathrm{V}_{\text {OUT }}$. The Power Good pin can be connected only to $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$.

Figure 8. Power Good


### 1.3 Over voltage protection

When output voltage is over 10\% of the nominal value, a small NMOS is turned on to discharge the output. The limitation of the clamping current is about 300 mA .
When the output voltage drops below $1.05^{*} \mathrm{~V}_{\text {out }}$, the device returns to normal closed loop switching operation.

### 1.4 Short circuit protection

In over-current protection mode, when the peak current reaches the current limit, the device reduces the $\mathrm{T}_{\mathrm{ON}}$ down to its minimum value. In these conditions, the duty cycle is strongly reduced and, in most applications, this is enough to limit the current to $\mathrm{l}_{\mathrm{lim}}$.
In cases of heavy short circuit at the output $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ and depending on the application conditions ( $\mathrm{V}_{\text {IN }}$ value and parasitic effect of external components) the current peak could reach values higher than $\mathrm{I}_{\mathrm{lim}}$. This can be understood by considering the inductor current ripple during the ON and OFF phases:

- ON phase


## Equation 2

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}-\mathrm{DCR}_{\mathrm{L}} \cdot \mathrm{I}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{ON}}
$$

- OFF phase


## Equation 3

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{D}}+\mathrm{V}_{\mathrm{OUT}}+\mathrm{DCR}_{\mathrm{L}} \cdot \mathrm{I}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{OFF}}
$$

Where $\mathrm{V}_{\mathrm{D}}$ is the voltage drop across the internal NDMOS and $D C R_{L}$ is the series resistance of the inductor. In short-circuit conditions $\mathrm{V}_{\text {OUT }}$ is negligible. So, during the $\mathrm{T}_{\mathrm{OFF}}$ the voltage applied to the inductor is very small and it is possible that the current ripple in this phase will not compensate for the current ripple during the $\mathrm{T}_{\mathrm{ON}}$. The maximum current peak can be easily measured through the inductor with $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (short-circuit) and $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INmax }}$. If the application is required to sustain the short-circuit condition for an extended period, the external components (mainly the inductor) must be selected based on this value.

## 2 Selecting components for the application

This section provides information to assist in the selection of the most appropriate components for the intended application.

### 2.1 Input capacitor

The input capacitor must be able to support the maximum input operating voltage and the maximum RMS input current. Since step-down converters draw current from the input in pulses, the input current is squared and the height of each pulse is equal to the output current. The input capacitor has to absorb switching current that can be as high as the load current divided by two (in the worst case, with a duty cycle of $50 \%$ ). For this reason, the quality of these capacitors must be very high to minimize the power dissipation generated by the internal ESR, thus improving system reliability and efficiency.

The critical parameter is usually the RMS current rating, which must be higher than the RMS input current. The maximum RMS input current (flowing through the input capacitor) is:

## Equation 4

$$
I_{\text {RMS }}=I_{O U T} \cdot \sqrt{D-\frac{2 \cdot D^{2}}{\eta}+\frac{D^{2}}{\eta}}
$$

where $\eta$ is the expected system efficiency, $D$ is the duty cycle and $\mathrm{I}_{\mathrm{OUT}}$ the output DC current. This function reaches its maximum value at $D=0.5$ and the equivalent RMS current is equal to $\mathrm{I}_{\text {OUT }}$ divided by 2 (considering $\eta=1$ ). The maximum and minimum duty cycles are:

## Equation 5

$$
D_{\text {MAX }}=\frac{V_{\text {OUT }}+V_{F}}{V_{\text {INMIN }}-V_{\text {SW }}}
$$

and
Equation 6

$$
\mathrm{D}_{\mathrm{MIN}}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}}{\mathrm{~V}_{\text {INMAX }}-\mathrm{V}_{\mathrm{SW}}}
$$

where $\mathrm{V}_{\mathrm{F}}$ it is the voltage drop across the internal NMOS and $\mathrm{V}_{\mathrm{SW}}$ the voltage drop across the internal PMOS. Considering the range $D_{\text {MIN }}$ to $D_{\text {MAX }}$ it is possible to determine the maximum $\mathrm{I}_{\mathrm{RMS}}$ flowing through the input capacitor.

Capacitors to consider are:

- Ceramic capacitors. These capacitors usually have a high RMS current rating for a given physical dimension (due to the very low ESR). The drawback is the substantially higher cost for larger value capacitors.
- Electrolytic capacitors. Very good tantalum capacitors are becoming available, featuring very low ESR and small size. However they are subject to thermal damage if subjected to very high current during charge. So, it is better to avoid this type of capacitor for the input filter of the device. Aluminum capacitors are not the best choice due to their high ESR.


### 2.2 Output capacitor

The output capacitor is very important to satisfy the output voltage ripple requirement. Using a small inductor value is useful to reduce the size of the coil, but this increases the current ripple. Therefore, to reduce the output voltage ripple a low ESR capacitor is required. The output voltage ripple ( $\mathrm{V}_{\text {OUT_RIPPLE }}$ ), in continuous mode, is:

Equation 7

$$
\mathrm{V}_{\text {OU [1RIPPLE }}=\Delta I \cdot\left(E R S+\frac{1}{8 \cdot \mathrm{C}_{\text {OUT }} \cdot \mathrm{F}_{\text {SW }}}\right)
$$

where $\Delta l$ is the ripple current and $F_{S W}$ is the switching frequency.

### 2.3 Inductor

The inductor value is very important because it fixes the ripple current flowing through output capacitor. The ripple current is usually fixed at $20-40 \%$ of $I_{\text {out_max, }}$ which is $0.4-0.8 \mathrm{~A}$ with $\mathrm{I}_{\text {out_max }}=2 \mathrm{~A}$. The approximate inductor value is obtained using the following formula:

## Equation 8

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{I}} \cdot \mathrm{~T}_{\mathrm{ON}}
$$

where $\mathrm{T}_{\mathrm{ON}}$ is the ON time of the internal switch, given by $\mathrm{D} \cdot \mathrm{T}$.
For example, with $\mathrm{V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ and $\Delta \mathrm{l}_{\mathrm{OUT}}=0.45 \mathrm{~A}$, the inductor value is around $2.8 \mu \mathrm{H}$. The peak current thought the inductor is given by:

## Equation 9

$$
I_{P K}=I_{\mathrm{OUT}}+\frac{\Delta I}{2}
$$

It can be observed that if the inductor value decreases, the peak current (which must be lower than the current limit of the device) increases. So, for fixed peak current protection, a higher value of the inductor permits a higher value for the output current.

## 3 Thermal considerations

The dissipated power of the device is determined by three separate factors:

- Switching losses due to the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {. These are equal to: }}^{\text {- }}$


## Equation 10

$$
\mathrm{P}_{\text {OI }} \mathrm{P}=\mathrm{R}_{\text {DSO }} \underset{-}{ } \cdot \mathrm{I}^{2} \text { OUT } \cdot \mathrm{D}
$$

and

## Equation 11

$$
\mathrm{P}_{\mathrm{OI}{ }_{-}}=\mathrm{R}_{\text {DSOI }} \mathrm{N}^{\mathrm{N}} \cdot \mathrm{I}^{2} \text { OUT } \cdot(1-\mathrm{D})
$$

where $D$ is the duty cycle of the application.
Note: $\quad$ the duty cycle is theoretically given by the ratio between $V_{O U T}$ and $V_{I N}$, but in practice it is significantly higher than this value to compensate for the losses of the overall application. For this reason, the switching losses related to the $R_{D S(O N)}$ increase compared to an ideal case.

- On and OFF switching losses. These are given by the following relation:


## Equation 12

$$
P_{S W}=V_{I N} \cdot I_{\mathrm{OUT}} \cdot \frac{\left(\mathrm{~T}_{\mathrm{ON}}+\mathrm{T}_{\mathrm{OFF}}\right)}{2} \cdot \mathrm{~F}_{\mathrm{SW}}=\mathrm{V}_{\mathrm{IN}} \cdot \mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{~T}_{\mathrm{SW}} \cdot \mathrm{~F}_{\mathrm{SW}}
$$

where $\mathrm{T}_{\mathrm{ON}}$ and $\mathrm{T}_{\mathrm{OFF}}$ are the overlap times of the voltage across the power switch and the current flowing into it during the turn on and turn off phases. $T_{S W}$ is the equivalent switching time.

- Quiescent current losses:


## Equation 13

$$
P_{Q}=V_{I N} \cdot I_{Q}
$$

where $\mathrm{I}_{\mathrm{Q}}$ is the quiescent current.
Example: $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=1.5 \mathrm{~A}$
The $R_{\mathrm{DS}(\mathrm{ON})}$ has a typical value of $0.12 \Omega @ 25^{\circ} \mathrm{C}$ and increases up to a maximum value of $0.16 \Omega @ 150^{\circ} \mathrm{C}$. Considering a value of $0.15 \Omega$, $\mathrm{T}_{\mathrm{SW}}$ is approximately 20 ns and $\mathrm{I}_{\mathrm{Q}}$ has a typical value of $1.5 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$. The overall losses are:

## Equation 14

$$
\begin{aligned}
& =0.15 \cdot 1.5^{2} \cdot 0.73+0.12 \cdot 1.5^{2} \cdot(1-0.73)+5 \cdot 1.5 \cdot 20 \cdot 10^{-9} \cdot 1.5 \cdot 10^{6}+5 \cdot 1.5 \cdot 10^{-3} \cong 0.552 \mathrm{~W}
\end{aligned}
$$

The junction temperature of the device will be:
Equation 15

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{Rth}_{\mathrm{J}-\mathrm{A}} \cdot \mathrm{P}_{\mathrm{TOT}}
$$

where $T_{A}$ is the ambient temperature and $\mathrm{Rth}_{J-\mathrm{A}}$ is the junction to ambient thermal resistance.

Considering that the device, mounted on the board with a good ground plane, has a thermal resistance junction to ambient ( $R$ th $\mathrm{J}_{\mathrm{J}-\mathrm{A}}$ ) of about $55^{\circ} \mathrm{C} / \mathrm{W}$ and considering an ambient temperature of about $85^{\circ} \mathrm{C}$, the junction temperature is:

## Equation 16

$$
\mathrm{T}_{J}=85+0.552 \cdot 55=115^{\circ} \mathrm{C}
$$

## 4 Recommendations on board usage

The board shown in Figure 9 is provided with kelvin connection, which means that two lines are available for each pin, one used for supplying or sinking current and the other used to perform the necessary measurements.

The ST1S09 Inhibit pin does not have an internal pull up, meaning that the Inhibit pin cannot be left floating.

Figure 9. ST1S09 board illustration


Figure 10. Board layers


The board has two available Inhibit pins. One is located on the right side of the board and allows a connection to GND or $\mathrm{V}_{1 \mathrm{~N}}$, via a jumper, to turn the device OFF or ON. The other Inhibit pin, located on the top left of the board, can be used to supply an external voltage greater than 1.3 V to turn ON the device, or lower than 0.4 V to turn OFF the device.

### 4.1 External component selection

Figure 11 and Figure 12 show the typical application schematics.
Figure 11. ST1S09 application schematic


Figure 12. ST1S09I application schematic


In order to obtain the needed output voltage, the resistor divider must be selected in accordance with the following formula:

## Equation 17

$$
V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} \cdot\left[1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right] \text { with } \quad \mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}
$$

Table 1. Recommended resistor divider

| V OUT | R1 | R2 |
| :---: | :---: | :---: |
| 1.2 V | $27 \mathrm{k} \Omega$ | $47 \mathrm{k} \Omega$ |
| 3.3 V | $47 \mathrm{k} \Omega$ | $15 \mathrm{k} \Omega$ |

The resistors in Table 1 provide a suitable compromise in terms of current consumption and minimum output voltage. For output voltages close to the feedback voltage, we suggest to add a very small capacitor in parallel with R1 in the range of 10 pF . Or, as an alternative, we suggest to increase the current in the resistor divider by decreasing the R1 and R2 value.

### 4.1.1 Inductor selection

Due to the high frequency ( 1.5 MHz ) it is possible to use very small inductor values. In this board the device was tested with inductors in the range of $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$, with very good efficiency results (see below plot).

As the device is able to provide an operative output current of 2 A , The use of inductors capable of managing at least 3 A is strongly recommended.

### 4.1.2 Capacitor selection

It is possible to use any X 5 R or X 7 R ceramic capacitor:

- $\quad \mathrm{C} 1=4.7 \mu \mathrm{~F}$ (ceramic) or higher.
- $\mathrm{C} 2=22 \mu \mathrm{~F}$ (ceramic) or higher. It is possible to put several capacitors in parallel in order to reduce the equivalent series resistance and improve the ripple present in the output voltage.


### 4.2 Layout considerations

Due to the high switching frequency and peak current, the layout is an important design step for all switching power supplies. If the layout is not done carefully, important parameters such as efficiency and output voltage ripple could be compromised.

Short, wide traces must be implemented for main current and for power ground paths as showed in bold in Figure 13. The input capacitor must be placed as close as possible to the device pins as well as the inductor and output capacitor.

It is very important to connect the two input pins 4 mm far from the device, it avoids noise inside the control circuit, coming from the power switch, as shown in Figure 9.

A common ground node minimizes ground noise, as shown in Figure 13. The exposed pad of the package must be connected to common ground node.

Figure 13. Layout considerations


## 5 Typical performance characteristics

Figure 14. Feedback voltage vs. temperature


Figure 15. Output voltage vs. input voltage


Figure 16. Over voltage protection vs. temperature


Figure 17. Inhibit voltage vs. temperature


Figure 18. Efficiency vs. output current


Figure 19. Efficiency vs. output voltage


Figure 20. Efficiency vs. inductor


## 6 Bill of materials

Table 2. BOM with most common components

| Name | Value | Material | Manufacturer | Part number |
| :---: | :---: | :---: | :---: | :---: |
| C1 | $4.7 \mu \mathrm{~F}$ | Ceramic | Murata | GRM21BR61E475KA12B |
|  |  | Ceramic | TDK | C3216X7R1C475K |
| C2 | $22 \mu \mathrm{~F}$ | Ceramic | Murata | GRM32ER61E226KE15B |
|  |  | Ceramic | TDK | C3225X7R1C226M |
| C3 |  |  |  | Not mounted |
| D |  |  | Not mounted |  |
| L1 | $3.3 \mu \mathrm{H}$ |  | CoilTronics | DR73-4R7 |
|  | $4.7 \mu \mathrm{H}$ |  |  |  |
| R3/R4 | $120 \mathrm{k} \Omega$ |  |  |  |

## 7 Recommended footprint

Figure 21. DFN6 $3 \times 3$ recommended footprint


## 8 Revision history

Table 3. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 17-Sep-2007 | 1 | Initial release |
| 29-Oct-2008 | 2 | Modified: Section 1.2 and 4.2 |
| 23-Feb-2011 | 3 | Modified: Table 2 on page 20 |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.
All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

